mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-19 19:47:53 +10:00
32c6d70f6a
- added declarations for 32bit fileio access functions (network byte order) - fixed bug in etm trace dump file handling - added XScale trace buffer decoding - fixed arm_simulator ERROR numbers (-7xx used twice) - fixed minor bug in debug output in stellaris.c git-svn-id: svn://svn.berlios.de/openocd/trunk@178 b42882b7-edfa-0310-969c-e2dbd0fdcd60
32 lines
1.7 KiB
C
32 lines
1.7 KiB
C
/***************************************************************************
|
|
* Copyright (C) 2006 by Dominic Rath *
|
|
* Dominic.Rath@gmx.de *
|
|
* *
|
|
* This program is free software; you can redistribute it and/or modify *
|
|
* it under the terms of the GNU General Public License as published by *
|
|
* the Free Software Foundation; either version 2 of the License, or *
|
|
* (at your option) any later version. *
|
|
* *
|
|
* This program is distributed in the hope that it will be useful, *
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of *
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
|
|
* GNU General Public License for more details. *
|
|
* *
|
|
* You should have received a copy of the GNU General Public License *
|
|
* along with this program; if not, write to the *
|
|
* Free Software Foundation, Inc., *
|
|
* 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
|
|
***************************************************************************/
|
|
#ifndef ARM_SIMULATOR_H
|
|
#define ARM_SIMULATOR_H
|
|
|
|
#include "target.h"
|
|
#include "types.h"
|
|
|
|
extern int arm_simulate_step(target_t *target, u32 *dry_run_pc);
|
|
|
|
|
|
#define ERROR_ARM_SIMULATOR_NOT_IMPLEMENTED (-700)
|
|
|
|
#endif /* ARM_SIMULATOR_H */
|