mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-08-08 06:51:37 +10:00
d70fd7c5be
This commit enhances code reusability, simplifies maintenance, and ensures consistency across all chip configurations by consolidating commonly used commands and variables into the common config file. Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com> Change-Id: I9181737d83eeba4e983b6a455b8a1523f2576dd2 Reviewed-on: https://review.openocd.org/c/openocd/+/7745 Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Tested-by: jenkins
36 lines
710 B
INI
36 lines
710 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
#
|
|
|
|
# Source the ESP common configuration file.
|
|
source [find target/esp_common.cfg]
|
|
|
|
# Target specific global variables
|
|
set _CHIPNAME "esp32"
|
|
set _CPUTAPID 0x120034e5
|
|
set _ESP_ARCH "xtensa"
|
|
set _ONLYCPU 3
|
|
set _FLASH_VOLTAGE 3.3
|
|
set _ESP_SMP_TARGET 1
|
|
set _ESP_SMP_BREAK 1
|
|
set _ESP_EFUSE_MAC_ADDR_REG 0x3ff5A004
|
|
|
|
if { [info exists ESP32_ONLYCPU] } {
|
|
set _ONLYCPU $ESP32_ONLYCPU
|
|
}
|
|
|
|
if { [info exists ESP32_FLASH_VOLTAGE] } {
|
|
set _FLASH_VOLTAGE $ESP32_FLASH_VOLTAGE
|
|
}
|
|
|
|
proc esp32_memprot_is_enabled { } {
|
|
return 0
|
|
}
|
|
|
|
proc esp32_soc_reset { } {
|
|
soft_reset_halt
|
|
}
|
|
|
|
create_esp_target $_ESP_ARCH
|
|
|
|
source [find target/xtensa-core-esp32.cfg]
|