mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-19 05:55:41 +10:00
Various cores with an ETB have its TAP misnamed ... either as a boundary scan TAP or as the iMX "Secure JTAG Controller" (which is, among other things, a JRC that could be used to shorten scan chains). Use the correct name for these TAPs, which we can recognize since their IDs were assigned by ARM and these chips all document the presence of an ETB. The 0x2b900f0f is ETB11; the 0x1b900f0f is an older module, just called "ETB". Also shrink the ETB's IR configuration; the default IR-Capture value is fine, and the mask can specify that all four bits are safe to check (per ARM documentation). Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
50 lines
1.3 KiB
INI
50 lines
1.3 KiB
INI
# page 3-34 of "MCIMC27 Multimedia Applications Processor Reference Manual, Rev 0.3"
|
|
# SRST pulls TRST
|
|
#
|
|
# Without setting these options correctly you'll see all sorts
|
|
# of weird errors, e.g. MOE=0xe, invalid cpsr values, reset
|
|
# failing, etc.
|
|
reset_config trst_and_srst srst_pulls_trst
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME imx27
|
|
}
|
|
|
|
if { [info exists ENDIAN] } {
|
|
set _ENDIAN $ENDIAN
|
|
} else {
|
|
set _ENDIAN little
|
|
}
|
|
|
|
|
|
# Note above there are 2 taps
|
|
|
|
# trace buffer
|
|
if { [info exists ETBTAPID ] } {
|
|
set _ETBTAPID $ETBTAPID
|
|
} else {
|
|
set _ETBTAPID 0x1b900f0f
|
|
}
|
|
jtag newtap $_CHIPNAME etb -irlen 4 -irmask 0xf -expected-id $_ETBTAPID
|
|
|
|
# The CPU tap
|
|
if { [info exists CPUTAPID ] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x07926121
|
|
}
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
|
|
|
|
# Create the GDB Target.
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
|
|
# REVISIT what operating environment sets up this virtual address mapping?
|
|
$_TARGETNAME configure -work-area-virt 0xffff4c00 -work-area-phys 0xffff4c00 \
|
|
-work-area-size 0x8000 -work-area-backup 1
|
|
# Internal to the chip, there is 45K of SRAM
|
|
#
|
|
|
|
arm7_9 dcc_downloads enable
|