mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-19 08:38:14 +10:00
3c8aa12859
If watchdog is enabled, there's no way we can disable it while the flashing firmware is running. (Halt disables it, but software reset doesn't.) So let's have the flashing firmware refresh the watchdog regularly, in case it has been enabled by previously running software. Failure to do so could lead to a watchdog reset in the middle of the chip bieng programmed. Change-Id: I79d41593948aae0080480e891552e1c2ee3ccbd0 Signed-off-by: Aurélien Martin <martaurel@gmail.com> Reviewed-on: http://openocd.zylin.com/5266 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz> |
||
|---|---|---|
| .. | ||
| at91sam7x | ||
| bluenrg-x | ||
| cc26xx | ||
| cc3220sf | ||
| fespi | ||
| fm4 | ||
| fpga | ||
| kinetis | ||
| kinetis_ke | ||
| max32xxx | ||
| msp432 | ||
| nrf5 | ||
| sh_qspi | ||
| stm32 | ||
| xmc1xxx | ||
| armv4_5_cfi_intel_8.s | ||
| armv4_5_cfi_intel_16.s | ||
| armv4_5_cfi_intel_32.s | ||
| armv4_5_cfi_span_8.s | ||
| armv4_5_cfi_span_16_dq7.s | ||
| armv4_5_cfi_span_16.s | ||
| armv4_5_cfi_span_32.s | ||
| armv7m_cfi_span_16_dq7.s | ||
| armv7m_cfi_span_16.s | ||
| armv7m_io.s | ||
| cortex-m0.S | ||
| efm32.S | ||
| k1921vk01t.S | ||
| lpcspifi_erase.S | ||
| lpcspifi_init.S | ||
| lpcspifi_write.S | ||
| mdr32fx.S | ||
| mrvlqspi_write.S | ||
| pic32mx.s | ||
| sim3x.s | ||
| stellaris.s | ||
| str7x.s | ||
| str9x.s | ||