mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-19 11:42:04 +10:00
4e79b48e2c
Add support for OpenRISC target. This implementation supports the adv_debug_sys debug unit core. The mohor dbg_if is not supported. Support for mohor TAP core and Altera Virtual JTAG core are also provided. Change-Id: I3b1cfab1bbb28e497c4fca6ed1bd3a4362609b72 Signed-off-by: Franck Jullien <franck.jullien@gmail.com> Reviewed-on: http://openocd.zylin.com/1547 Tested-by: jenkins Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
54 lines
1.3 KiB
INI
54 lines
1.3 KiB
INI
set _ENDIAN big
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME or1k
|
|
}
|
|
|
|
if { [info exists TAP_TYPE] } {
|
|
set _TAP_TYPE $TAP_TYPE
|
|
} else {
|
|
puts "You need to select a tap type"
|
|
shutdown
|
|
}
|
|
|
|
# Configure the target
|
|
if { [string compare $_TAP_TYPE "VJTAG"] == 0 } {
|
|
if { [info exists FPGATAPID] } {
|
|
set _FPGATAPID $FPGATAPID
|
|
} else {
|
|
puts "You need to set your FPGA JTAG ID"
|
|
shutdown
|
|
}
|
|
|
|
jtag newtap $_CHIPNAME cpu -irlen 10 -expected-id $_FPGATAPID
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME or1k -endian $_ENDIAN -chain-position $_TARGETNAME
|
|
|
|
# Select the TAP core we are using
|
|
tap_select vjtag
|
|
} else {
|
|
# OpenCores Mohor JTAG TAP ID
|
|
set _CPUTAPID 0x14951185
|
|
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME or1k -endian $_ENDIAN -chain-position $_TARGETNAME
|
|
|
|
# Select the TAP core we are using
|
|
tap_select mohor
|
|
}
|
|
|
|
# Select the debug unit core we are using. This debug unit as an option.
|
|
|
|
proc ADBG_USE_HISPEED {} { return 1 }
|
|
|
|
# If ADBG_USE_HISPEED is set (options bit 1), status bits will be skipped
|
|
# on burst reads and writes to improve download speeds.
|
|
# This option must match the RTL configured option.
|
|
|
|
du_select adv [ADBG_USE_HISPEED]
|