mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-08-08 15:53:14 +10:00
b764fc2a4d
Change-Id: I0490b4c112c1a922bf77a4b37df2a630a8f6cea1 Signed-off-by: Marc Schink <dev@zapb.de> Reviewed-on: https://review.openocd.org/c/openocd/+/8337 Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Tested-by: jenkins
39 lines
952 B
INI
39 lines
952 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# EnSilica eSi-32xx SoC (eSi-RISC Family)
|
|
# http://www.ensilica.com/risc-ip/
|
|
#
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME esi32xx
|
|
}
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x11234001
|
|
}
|
|
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME esirisc -chain-position $_CHIPNAME.cpu
|
|
|
|
# Targets with the UNIFIED_ADDRESS_SPACE option disabled should set
|
|
# CACHEARCH to 'harvard'. By default, 'von_neumann' is assumed.
|
|
if { [info exists CACHEARCH] } {
|
|
$_TARGETNAME esirisc cache_arch $CACHEARCH
|
|
}
|
|
|
|
adapter speed 2000
|
|
|
|
reset_config none
|
|
|
|
# The default linker scripts provided by the eSi-RISC toolchain do not
|
|
# specify attributes on memory regions, which results in incorrect
|
|
# application of software breakpoints by GDB.
|
|
gdb breakpoint_override hard
|