mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-21 00:42:15 +10:00
7b4428df97
- remove endianness options; these chips hard-wire "little"
- $_TARGETNAME updates:
* don't pass $_TARGETNAME where a TAP label is required
* flash config uses $_TARGETNAME (it might not be target #0)
* simplify one $_TARGETNAME construction
- update work area setup:
* remove VM spec; these chips have no VM!
* fix some wrong sizes (0x4000 == 16K, not 4K)
* simplify: take defaults
- comment fixups
git-svn-id: svn://svn.berlios.de/openocd/trunk@2589 b42882b7-edfa-0310-969c-e2dbd0fdcd60
29 lines
893 B
INI
29 lines
893 B
INI
# TI/Luminary Stellaris lm3s3748
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME lm3s3748
|
|
}
|
|
|
|
if { [info exists CPUTAPID ] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x3ba00477
|
|
}
|
|
|
|
# JTAG scan chain
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 1 -irmask 0xf -expected-id $_CPUTAPID
|
|
|
|
# The "lm3s" variant works around an erratum when using Rev A of "DustDevil"
|
|
# parts (third generation, includes LM3S3748). It keeps the debug registers
|
|
# from being cleared, by using software reset not SRST; NOP on newer revs.
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME cortex_m3 -chain-position $_CHIPNAME.cpu -variant lm3s
|
|
|
|
# 8k working area at base of ram, not backed up
|
|
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size 0x2000
|
|
|
|
# flash configuration -- one bank of 128K
|
|
flash bank stellaris 0 0 0 0 $_TARGETNAME
|