mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-20 05:37:02 +10:00
With this commit we add tcl configure files for ARCv2 HS Development kit(HSDK). HSDK board has Quad-core ARC HS38 CPU with L1 and L2 caches. Change-Id: I372ef45428c7c7ca1421a6da3e5ed08b86f705e0 Signed-off-by: Evgeniy Didin <didin@synopsys.com> Reviewed-on: http://openocd.zylin.com/5784 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> |
||
---|---|---|
.. | ||
board | ||
chip | ||
cpld | ||
cpu | ||
fpga | ||
interface | ||
target | ||
test | ||
tools | ||
bitsbytes.tcl | ||
mem_helper.tcl | ||
memory.tcl | ||
mmr_helpers.tcl |