mirror of
git://git.code.sf.net/p/openocd/code
synced 2025-07-19 05:55:41 +10:00
from pre/post_reset event scripts. Adding the second parameter was a mistake seen in retrospect. this gives precise control in post_reset for *when* the post reset speed is set. The pre_reset event was added *after* the second parameter to jtag_khz/speed - the target implementations no longer gets involved in the reset mode scheme. Either they reset a target into a halted mode or not. target_process_reset() detects if the reset halt failed or not. - tcl target event names are now target_N_name. Mainly internal at this early stage, but best to get the naming right now. - added hardcoded reset modes from gdb_server.c. I don't know precisely what these defaults should be or if it should be made configurable. Perhaps some hardcoded defaults will do for now and it can be made configurable later. - bugfix in cortex_m3.c for reset_run_and_xxx? - issue syntax error upon obsolete argument in target command instead of printing message that will surely drown in the log git-svn-id: svn://svn.berlios.de/openocd/trunk@849 b42882b7-edfa-0310-969c-e2dbd0fdcd60
24 lines
579 B
Plaintext
24 lines
579 B
Plaintext
#
|
|
# Init - taken form the script openocd_at91sam7_ecr.script
|
|
#
|
|
# I take this script from the following page:
|
|
#
|
|
# http://www.siwawi.arubi.uni-kl.de/avr_projects/arm_projects/openocd_intro/index.html
|
|
#
|
|
# disable watchdog
|
|
mww 0xfffffd44 0x00008000
|
|
# enable user reset
|
|
mww 0xfffffd08 0xa5000001
|
|
# CKGR_MOR : enable the main oscillator
|
|
mww 0xfffffc20 0x00000601
|
|
sleep 10
|
|
# CKGR_PLLR: 96.1097 MHz
|
|
mww 0xfffffc2c 0x00481c0e
|
|
sleep 10
|
|
# PMC_MCKR : MCK = PLL / 2 ~= 48 MHz
|
|
mww 0xfffffc30 0x00000007
|
|
sleep 10
|
|
# MC_FMR: flash mode (FWS=1,FMCN=60)
|
|
mww 0xffffff60 0x003c0100
|
|
sleep 100
|