2
0
mirror of git://git.code.sf.net/p/openocd/code synced 2025-07-19 13:02:18 +10:00
openocd/contrib/loaders/flash
Tim Newsome 35f284fe7c flash/nor/fespi: algorithm, large address, errors
* Move more smarts into the target algorithm code, and rewrite that in C
  so it's easier to understand/maintain.
* Support >24-bit addresses.
* Check for errors.

Change-Id: I3b1a143589fe6defafb8f95820aa682acc9646e7
Signed-off-by: Tim Newsome <tim@sifive.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/6679
Tested-by: jenkins
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
2021-12-03 21:58:55 +00:00
..
at91sam7x contrib: fix minor typos 2020-07-26 20:14:51 +01:00
bluenrg-x bluenrg-x: simplyfied the driver 2020-03-07 15:31:09 +00:00
cc26xx contrib: fix minor typos 2020-07-26 20:14:51 +01:00
cc3220sf
fespi flash/nor/fespi: algorithm, large address, errors 2021-12-03 21:58:55 +00:00
fm4
fpga
kinetis
kinetis_ke
max32xxx
msp432 contrib: fix minor typos 2020-07-26 20:14:51 +01:00
npcx flash/nor: add support for Nuvoton NPCX series flash 2021-09-02 06:42:54 +00:00
nrf5 loaders/flash/nrf5: add CPU type to loader source 2020-05-03 21:43:36 +01:00
sh_qspi flash/nor/sh_qspi: Add SH QSPI driver 2020-01-22 05:50:20 +00:00
stm32 flash/nor/stm32lx: fixed writes at high adapter speeds 2021-11-03 20:32:54 +00:00
stmqspi Flash, FRAM and EEPROM driver for STM32 QUAD-/OCTOSPI interface 2020-11-08 22:46:00 +00:00
xmc1xxx
armv4_5_cfi_intel_8.s
armv4_5_cfi_intel_16.s
armv4_5_cfi_intel_32.s
armv4_5_cfi_span_8.s
armv4_5_cfi_span_16_dq7.s
armv4_5_cfi_span_16.s
armv4_5_cfi_span_32.s
armv7m_cfi_span_16_dq7.s
armv7m_cfi_span_16.s
armv7m_io.s coding style: contrib: remove empty lines at end of text files 2020-05-02 15:40:26 +01:00
cortex-m0.S
efm32.S
k1921vk01t.S
lpcspifi_erase.S
lpcspifi_init.S
lpcspifi_write.S
mdr32fx.S
mrvlqspi_write.S contrib: fix minor typos 2020-07-26 20:14:51 +01:00
pic32mx.s
sim3x.s
stellaris.s
str7x.s contrib: fix minor typos 2020-07-26 20:14:51 +01:00
str9x.s contrib: fix minor typos 2020-07-26 20:14:51 +01:00