mirror of
				https://kernel.googlesource.com/pub/scm/linux/kernel/git/stable/linux-stable.git
				synced 2025-11-04 07:44:51 +10:00 
			
		
		
		
	ahci: qoriq: Adjust the default register values on ls1043a
Updated the registers' values to enhance SATA performance and reliability. Signed-off-by: Tang Yuantian <Yuantian.Tang@freescale.com> Signed-off-by: Tejun Heo <tj@kernel.org>
This commit is contained in:
		
							parent
							
								
									f893180b79
								
							
						
					
					
						commit
						ef0cc7fef4
					
				@ -39,6 +39,8 @@
 | 
			
		||||
#define AHCI_PORT_PHY_4_CFG	0x00480811
 | 
			
		||||
#define AHCI_PORT_PHY_5_CFG	0x192c96a4
 | 
			
		||||
#define AHCI_PORT_TRANS_CFG	0x08000025
 | 
			
		||||
#define LS1043A_PORT_PHY2	0x28184d1f
 | 
			
		||||
#define LS1043A_PORT_PHY3	0x0e081509
 | 
			
		||||
 | 
			
		||||
#define SATA_ECC_DISABLE	0x00020000
 | 
			
		||||
 | 
			
		||||
@ -159,6 +161,12 @@ static int ahci_qoriq_phy_init(struct ahci_host_priv *hpriv)
 | 
			
		||||
		break;
 | 
			
		||||
 | 
			
		||||
	case AHCI_LS1043A:
 | 
			
		||||
		writel(AHCI_PORT_PHY_1_CFG, reg_base + PORT_PHY1);
 | 
			
		||||
		writel(LS1043A_PORT_PHY2, reg_base + PORT_PHY2);
 | 
			
		||||
		writel(LS1043A_PORT_PHY3, reg_base + PORT_PHY3);
 | 
			
		||||
		writel(AHCI_PORT_TRANS_CFG, reg_base + PORT_TRANS);
 | 
			
		||||
		break;
 | 
			
		||||
 | 
			
		||||
	case AHCI_LS2080A:
 | 
			
		||||
		writel(AHCI_PORT_PHY_1_CFG, reg_base + PORT_PHY1);
 | 
			
		||||
		break;
 | 
			
		||||
 | 
			
		||||
		Loading…
	
		Reference in New Issue
	
	Block a user