mirror of
https://kernel.googlesource.com/pub/scm/linux/kernel/git/stable/linux-stable.git
synced 2025-09-28 17:40:21 +10:00
d477f603f3
The DT of_device.h and of_platform.h date back to the separate of_platform_bus_type before it as merged into the regular platform bus. As part of that merge prepping Arm DT support 13 years ago, they "temporarily" include each other. They also include platform_device.h and of.h. As a result, there's a pretty much random mix of those include files used throughout the tree. In order to detangle these headers and replace the implicit includes with struct declarations, users need to explicitly include the correct includes. Signed-off-by: Rob Herring <robh@kernel.org> Acked-by: Robin Murphy <robin.murphy@arm.com> Link: https://lore.kernel.org/r/20230714174640.4058404-1-robh@kernel.org Signed-off-by: Joerg Roedel <jroedel@suse.de>
52 lines
1.5 KiB
C
52 lines
1.5 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#include <linux/device.h>
|
|
#include <linux/firmware/qcom/qcom_scm.h>
|
|
#include <linux/ratelimit.h>
|
|
|
|
#include "arm-smmu.h"
|
|
#include "arm-smmu-qcom.h"
|
|
|
|
void qcom_smmu_tlb_sync_debug(struct arm_smmu_device *smmu)
|
|
{
|
|
int ret;
|
|
u32 tbu_pwr_status, sync_inv_ack, sync_inv_progress;
|
|
struct qcom_smmu *qsmmu = container_of(smmu, struct qcom_smmu, smmu);
|
|
const struct qcom_smmu_config *cfg;
|
|
static DEFINE_RATELIMIT_STATE(rs, DEFAULT_RATELIMIT_INTERVAL,
|
|
DEFAULT_RATELIMIT_BURST);
|
|
|
|
if (__ratelimit(&rs)) {
|
|
dev_err(smmu->dev, "TLB sync timed out -- SMMU may be deadlocked\n");
|
|
|
|
cfg = qsmmu->cfg;
|
|
if (!cfg)
|
|
return;
|
|
|
|
ret = qcom_scm_io_readl(smmu->ioaddr + cfg->reg_offset[QCOM_SMMU_TBU_PWR_STATUS],
|
|
&tbu_pwr_status);
|
|
if (ret)
|
|
dev_err(smmu->dev,
|
|
"Failed to read TBU power status: %d\n", ret);
|
|
|
|
ret = qcom_scm_io_readl(smmu->ioaddr + cfg->reg_offset[QCOM_SMMU_STATS_SYNC_INV_TBU_ACK],
|
|
&sync_inv_ack);
|
|
if (ret)
|
|
dev_err(smmu->dev,
|
|
"Failed to read TBU sync/inv ack status: %d\n", ret);
|
|
|
|
ret = qcom_scm_io_readl(smmu->ioaddr + cfg->reg_offset[QCOM_SMMU_MMU2QSS_AND_SAFE_WAIT_CNTR],
|
|
&sync_inv_progress);
|
|
if (ret)
|
|
dev_err(smmu->dev,
|
|
"Failed to read TCU syn/inv progress: %d\n", ret);
|
|
|
|
dev_err(smmu->dev,
|
|
"TBU: power_status %#x sync_inv_ack %#x sync_inv_progress %#x\n",
|
|
tbu_pwr_status, sync_inv_ack, sync_inv_progress);
|
|
}
|
|
}
|