Taniya Das 25708f73ff clk: qcom: gdsc: Set retain_ff before moving to HW CTRL ... Enable the retain_ff_enable bit of GDSCR only if the GDSC is already ON. Once the GDSCR moves to HW control, SW no longer can determine the state of the GDSCR and setting the retain_ff bit could destroy all the register contents we intended to save. Therefore, move the retain_ff configuration before switching the GDSC to HW trigger mode. Cc: stable@vger.kernel.org Fixes: 173722995c ("clk: qcom: gdsc: Add support to enable retention of GSDCR") Signed-off-by: Taniya Das <quic_tdas@quicinc.com> Reviewed-by: Imran Shaik <quic_imrashai@quicinc.com> Tested-by: Imran Shaik <quic_imrashai@quicinc.com> # on QCS8300 Link: https://lore.kernel.org/r/20250214-gdsc_fixes-v1-1-73e56d68a80f@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>		2025-03-13 16:39:06 -05:00
..
actions
analogbits
at91
axis
axs10x
baikal-t1
bcm
berlin
davinci
hisilicon
imgtec
imx
ingenic
keystone
mediatek
meson
microchip
mmp
mstar
mvebu
mxs
nuvoton
nxp
pistachio
pxa
qcom	clk: qcom: gdsc: Set retain_ff before moving to HW CTRL	2025-03-13 16:39:06 -05:00
ralink
renesas
rockchip
samsung
sifive
socfpga
sophgo
spear
sprd
st
starfive
stm32
sunxi
sunxi-ng
tegra
thead
ti
uniphier
ux500
versatile
visconti
x86
xilinx
zynq
zynqmp
.kunitconfig
clk_kunit_helpers.c
clk_parent_data_test.h
clk_test.c
clk-apple-nco.c
clk-asm9260.c
clk-aspeed.c
clk-aspeed.h
clk-ast2600.c
clk-axi-clkgen.c
clk-axm5516.c
clk-bd718x7.c
clk-bm1880.c
clk-bulk.c
clk-cdce706.c
clk-cdce925.c
clk-clps711x.c
clk-composite.c
clk-conf.c
clk-cs2000-cp.c
clk-devres.c
clk-divider.c
clk-en7523.c
clk-ep93xx.c
clk-eyeq.c
clk-fixed-factor.c
clk-fixed-mmio.c
clk-fixed-rate_test.c
clk-fixed-rate_test.h
clk-fixed-rate.c
clk-fractional-divider_test.c
clk-fractional-divider.c
clk-fractional-divider.h
clk-fsl-flexspi.c
clk-fsl-sai.c
clk-gate_test.c
clk-gate.c
clk-gemini.c
clk-gpio.c
clk-hi655x.c
clk-highbank.c
clk-hsdk-pll.c
clk-k210.c
clk-lan966x.c
clk-lmk04832.c
clk-lochnagar.c
clk-loongson1.c
clk-loongson2.c
clk-max9485.c
clk-max77686.c
clk-milbeaut.c
clk-moxart.c
clk-multiplier.c
clk-mux.c
clk-nomadik.c
clk-npcm7xx.c
clk-npcm8xx.c
clk-nspire.c
clk-palmas.c
clk-plldig.c
clk-pwm.c
clk-qoriq.c
clk-renesas-pcie.c
clk-rk808.c
clk-s2mps11.c
clk-scmi.c
clk-scpi.c
clk-si514.c
clk-si521xx.c
clk-si544.c
clk-si570.c
clk-si5341.c
clk-si5351.c
clk-si5351.h
clk-sp7021.c
clk-sparx5.c
clk-stm32f4.c
clk-stm32h7.c
clk-tps68470.c
clk-twl6040.c
clk-twl.c
clk-versaclock3.c
clk-versaclock5.c
clk-versaclock7.c
clk-vt8500.c
clk-wm831x.c
clk-xgene.c
clk.c
clk.h
clkdev.c
Kconfig
kunit_clk_assigned_rates_multiple_consumer.dtso
kunit_clk_assigned_rates_multiple.dtso
kunit_clk_assigned_rates_null_consumer.dtso
kunit_clk_assigned_rates_null.dtso
kunit_clk_assigned_rates_one_consumer.dtso
kunit_clk_assigned_rates_one.dtso
kunit_clk_assigned_rates_u64_multiple_consumer.dtso
kunit_clk_assigned_rates_u64_multiple.dtso
kunit_clk_assigned_rates_u64_one_consumer.dtso
kunit_clk_assigned_rates_u64_one.dtso
kunit_clk_assigned_rates_without_consumer.dtso
kunit_clk_assigned_rates_without.dtso
kunit_clk_assigned_rates_zero_consumer.dtso
kunit_clk_assigned_rates_zero.dtso
kunit_clk_assigned_rates.h
kunit_clk_fixed_rate_test.dtso
kunit_clk_parent_data_test.dtso
Makefile