mirror of
https://kernel.googlesource.com/pub/scm/linux/kernel/git/stable/linux-stable.git
synced 2025-10-27 18:20:10 +10:00
612a5337ae
Rename the neoverse-n2 folder to make it clear that it includes V2, and add V2 to mapfile.csv. V2 has the same events as N2, visible by running the following command in the ARM-software/data github repo [1]: diff pmu/neoverse-v2.json pmu/neoverse-n2.json | grep code Testing: $ perf test pmu 10: PMU events : 10.1: PMU event table sanity : Ok 10.2: PMU event map aliases : Ok 10.3: Parsing of PMU event table metrics : Ok 10.4: Parsing of PMU event table metrics with fake PMUs : Ok [1]: https://github.com/ARM-software/data Reviewed-by: Nick Forrington <nick.forrington@arm.com> Signed-off-by: James Clark <james.clark@arm.com> Cc: Al Grant <al.grant@arm.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: John Garry <john.garry@huawei.com> Cc: Leo Yan <leo.yan@linaro.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Mike Leach <mike.leach@linaro.org> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Will Deacon <will@kernel.org> Cc: linux-arm-kernel@lists.infradead.org Link: https://lore.kernel.org/r/20221020134512.1345013-1-james.clark@arm.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
156 lines
2.7 KiB
JSON
156 lines
2.7 KiB
JSON
[
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_WB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_ALLOCATE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L3D_CACHE_ALLOCATE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L3D_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L3D_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "DTLB_WALK"
|
|
},
|
|
{
|
|
"ArchStdEvent": "ITLB_WALK"
|
|
},
|
|
{
|
|
"ArchStdEvent": "LL_CACHE_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "LL_CACHE_MISS_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_LMISS_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL_INNER"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL_OUTER"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_WB_VICTIM"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_WB_CLEAN"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_INVAL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_REFILL_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_REFILL_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WB_VICTIM"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WB_CLEAN"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_INVAL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB_REFILL_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L3D_CACHE_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_LMISS"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_LMISS_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L3D_CACHE_LMISS_RD"
|
|
}
|
|
]
|